reform2-motherboard25.kicad_pro (11468B)
1 { 2 "board": { 3 "3dviewports": [], 4 "design_settings": { 5 "defaults": { 6 "board_outline_line_width": 0.049999999999999996, 7 "copper_line_width": 0.19999999999999998, 8 "copper_text_italic": false, 9 "copper_text_size_h": 1.5, 10 "copper_text_size_v": 1.5, 11 "copper_text_thickness": 0.3, 12 "copper_text_upright": false, 13 "courtyard_line_width": 0.049999999999999996, 14 "dimension_precision": 4, 15 "dimension_units": 3, 16 "dimensions": { 17 "arrow_length": 1270000, 18 "extension_offset": 500000, 19 "keep_text_aligned": true, 20 "suppress_zeroes": false, 21 "text_position": 0, 22 "units_format": 1 23 }, 24 "fab_line_width": 0.09999999999999999, 25 "fab_text_italic": false, 26 "fab_text_size_h": 1.0, 27 "fab_text_size_v": 1.0, 28 "fab_text_thickness": 0.15, 29 "fab_text_upright": false, 30 "other_line_width": 0.09999999999999999, 31 "other_text_italic": false, 32 "other_text_size_h": 1.0, 33 "other_text_size_v": 1.0, 34 "other_text_thickness": 0.15, 35 "other_text_upright": false, 36 "pads": { 37 "drill": 2.9, 38 "height": 4.4, 39 "width": 4.4 40 }, 41 "silk_line_width": 0.12, 42 "silk_text_italic": false, 43 "silk_text_size_h": 1.0, 44 "silk_text_size_v": 1.0, 45 "silk_text_thickness": 0.15, 46 "silk_text_upright": false, 47 "zones": { 48 "45_degree_only": false, 49 "min_clearance": 0.39999999999999997 50 } 51 }, 52 "diff_pair_dimensions": [ 53 { 54 "gap": 0.0, 55 "via_gap": 0.0, 56 "width": 0.0 57 } 58 ], 59 "drc_exclusions": [], 60 "meta": { 61 "filename": "board_design_settings.json", 62 "version": 2 63 }, 64 "rule_severities": { 65 "annular_width": "error", 66 "clearance": "error", 67 "copper_edge_clearance": "warning", 68 "courtyards_overlap": "error", 69 "diff_pair_gap_out_of_range": "error", 70 "diff_pair_uncoupled_length_too_long": "error", 71 "drill_out_of_range": "error", 72 "duplicate_footprints": "warning", 73 "extra_footprint": "warning", 74 "footprint_type_mismatch": "error", 75 "hole_clearance": "error", 76 "hole_near_hole": "error", 77 "invalid_outline": "error", 78 "item_on_disabled_layer": "error", 79 "items_not_allowed": "error", 80 "length_out_of_range": "error", 81 "malformed_courtyard": "error", 82 "microvia_drill_out_of_range": "error", 83 "missing_courtyard": "ignore", 84 "missing_footprint": "warning", 85 "net_conflict": "warning", 86 "npth_inside_courtyard": "ignore", 87 "padstack": "error", 88 "pth_inside_courtyard": "ignore", 89 "shorting_items": "error", 90 "silk_over_copper": "warning", 91 "silk_overlap": "warning", 92 "skew_out_of_range": "error", 93 "through_hole_pad_without_hole": "error", 94 "too_many_vias": "error", 95 "track_dangling": "warning", 96 "track_width": "error", 97 "tracks_crossing": "error", 98 "unconnected_items": "error", 99 "unresolved_variable": "error", 100 "via_dangling": "warning", 101 "zone_has_empty_net": "error", 102 "zones_intersect": "error" 103 }, 104 "rule_severitieslegacy_courtyards_overlap": true, 105 "rule_severitieslegacy_no_courtyard_defined": false, 106 "rules": { 107 "allow_blind_buried_vias": false, 108 "allow_microvias": false, 109 "max_error": 0.005, 110 "min_clearance": 0.0, 111 "min_copper_edge_clearance": 0.024999999999999998, 112 "min_hole_clearance": 0.25, 113 "min_hole_to_hole": 0.25, 114 "min_microvia_diameter": 0.19999999999999998, 115 "min_microvia_drill": 0.09999999999999999, 116 "min_silk_clearance": 0.0, 117 "min_through_hole_diameter": 0.3, 118 "min_track_width": 0.19999999999999998, 119 "min_via_annular_width": 0.049999999999999996, 120 "min_via_diameter": 0.39999999999999997, 121 "use_height_for_length_calcs": true 122 }, 123 "track_widths": [ 124 0.0 125 ], 126 "via_dimensions": [ 127 { 128 "diameter": 0.0, 129 "drill": 0.0 130 } 131 ], 132 "zones_allow_external_fillets": false, 133 "zones_use_no_outline": true 134 }, 135 "layer_presets": [], 136 "viewports": [] 137 }, 138 "boards": [], 139 "cvpcb": { 140 "equivalence_files": [] 141 }, 142 "erc": { 143 "erc_exclusions": [], 144 "meta": { 145 "version": 0 146 }, 147 "pin_map": [ 148 [ 149 0, 150 0, 151 0, 152 0, 153 0, 154 0, 155 1, 156 0, 157 0, 158 0, 159 0, 160 2 161 ], 162 [ 163 0, 164 2, 165 0, 166 1, 167 0, 168 0, 169 1, 170 0, 171 2, 172 2, 173 2, 174 2 175 ], 176 [ 177 0, 178 0, 179 0, 180 0, 181 0, 182 0, 183 1, 184 0, 185 1, 186 0, 187 1, 188 2 189 ], 190 [ 191 0, 192 1, 193 0, 194 0, 195 0, 196 0, 197 1, 198 1, 199 2, 200 1, 201 1, 202 2 203 ], 204 [ 205 0, 206 0, 207 0, 208 0, 209 0, 210 0, 211 1, 212 0, 213 0, 214 0, 215 0, 216 2 217 ], 218 [ 219 0, 220 0, 221 0, 222 0, 223 0, 224 0, 225 0, 226 0, 227 0, 228 0, 229 0, 230 2 231 ], 232 [ 233 1, 234 1, 235 1, 236 1, 237 1, 238 0, 239 1, 240 1, 241 1, 242 1, 243 1, 244 2 245 ], 246 [ 247 0, 248 0, 249 0, 250 1, 251 0, 252 0, 253 1, 254 0, 255 0, 256 0, 257 0, 258 2 259 ], 260 [ 261 0, 262 2, 263 1, 264 2, 265 0, 266 0, 267 1, 268 0, 269 2, 270 2, 271 2, 272 2 273 ], 274 [ 275 0, 276 2, 277 0, 278 1, 279 0, 280 0, 281 1, 282 0, 283 2, 284 0, 285 0, 286 2 287 ], 288 [ 289 0, 290 2, 291 1, 292 1, 293 0, 294 0, 295 1, 296 0, 297 2, 298 0, 299 0, 300 2 301 ], 302 [ 303 2, 304 2, 305 2, 306 2, 307 2, 308 2, 309 2, 310 2, 311 2, 312 2, 313 2, 314 2 315 ] 316 ], 317 "rule_severities": { 318 "bus_definition_conflict": "error", 319 "bus_entry_needed": "error", 320 "bus_to_bus_conflict": "error", 321 "bus_to_net_conflict": "error", 322 "conflicting_netclasses": "error", 323 "different_unit_footprint": "error", 324 "different_unit_net": "error", 325 "duplicate_reference": "error", 326 "duplicate_sheet_names": "error", 327 "endpoint_off_grid": "warning", 328 "extra_units": "error", 329 "global_label_dangling": "warning", 330 "hier_label_mismatch": "error", 331 "label_dangling": "error", 332 "lib_symbol_issues": "warning", 333 "missing_bidi_pin": "warning", 334 "missing_input_pin": "warning", 335 "missing_power_pin": "error", 336 "missing_unit": "warning", 337 "multiple_net_names": "warning", 338 "net_not_bus_member": "warning", 339 "no_connect_connected": "warning", 340 "no_connect_dangling": "warning", 341 "pin_not_connected": "error", 342 "pin_not_driven": "error", 343 "pin_to_pin": "warning", 344 "power_pin_not_driven": "error", 345 "similar_labels": "warning", 346 "simulation_model_issue": "ignore", 347 "unannotated": "error", 348 "unit_value_mismatch": "error", 349 "unresolved_variable": "error", 350 "wire_dangling": "error" 351 } 352 }, 353 "libraries": { 354 "pinned_footprint_libs": [], 355 "pinned_symbol_libs": [] 356 }, 357 "meta": { 358 "filename": "reform2-motherboard25.kicad_pro", 359 "version": 1 360 }, 361 "net_settings": { 362 "classes": [ 363 { 364 "bus_width": 12, 365 "clearance": 0.2, 366 "diff_pair_gap": 0.25, 367 "diff_pair_via_gap": 0.25, 368 "diff_pair_width": 0.2, 369 "line_style": 0, 370 "microvia_diameter": 0.3, 371 "microvia_drill": 0.1, 372 "name": "Default", 373 "pcb_color": "rgba(0, 0, 0, 0.000)", 374 "schematic_color": "rgba(0, 0, 0, 0.000)", 375 "track_width": 0.25, 376 "via_diameter": 0.8, 377 "via_drill": 0.4, 378 "wire_width": 6 379 }, 380 { 381 "bus_width": 12, 382 "clearance": 0.5, 383 "diff_pair_gap": 0.25, 384 "diff_pair_via_gap": 0.25, 385 "diff_pair_width": 0.2, 386 "line_style": 0, 387 "microvia_diameter": 0.3, 388 "microvia_drill": 0.1, 389 "name": "BIGPWR", 390 "pcb_color": "rgba(0, 0, 0, 0.000)", 391 "schematic_color": "rgba(0, 0, 0, 0.000)", 392 "track_width": 0.5, 393 "via_diameter": 1.0, 394 "via_drill": 0.6, 395 "wire_width": 6 396 } 397 ], 398 "meta": { 399 "version": 3 400 }, 401 "net_colors": null, 402 "netclass_assignments": null, 403 "netclass_patterns": [] 404 }, 405 "pcbnew": { 406 "last_paths": { 407 "gencad": "", 408 "idf": "", 409 "netlist": "", 410 "specctra_dsn": "", 411 "step": "", 412 "vrml": "" 413 }, 414 "page_layout_descr_file": "" 415 }, 416 "schematic": { 417 "annotate_start_num": 0, 418 "drawing": { 419 "dashed_lines_dash_length_ratio": 12.0, 420 "dashed_lines_gap_length_ratio": 3.0, 421 "default_line_thickness": 6.0, 422 "default_text_size": 50.0, 423 "field_names": [], 424 "intersheets_ref_own_page": false, 425 "intersheets_ref_prefix": "", 426 "intersheets_ref_short": false, 427 "intersheets_ref_show": false, 428 "intersheets_ref_suffix": "", 429 "junction_size_choice": 3, 430 "label_size_ratio": 0.25, 431 "pin_symbol_size": 0.0, 432 "text_offset_ratio": 0.08 433 }, 434 "legacy_lib_dir": "", 435 "legacy_lib_list": [], 436 "meta": { 437 "version": 1 438 }, 439 "net_format_name": "Pcbnew", 440 "ngspice": { 441 "fix_include_paths": true, 442 "fix_passive_vals": false, 443 "meta": { 444 "version": 0 445 }, 446 "model_mode": 0, 447 "workbook_filename": "" 448 }, 449 "page_layout_descr_file": "", 450 "plot_directory": "../reform2-schematics-pdf/", 451 "spice_adjust_passive_values": false, 452 "spice_current_sheet_as_root": false, 453 "spice_external_command": "spice \"%I\"", 454 "spice_model_current_sheet_as_root": true, 455 "spice_save_all_currents": false, 456 "spice_save_all_voltages": false, 457 "subpart_first_id": 65, 458 "subpart_id_separator": 0 459 }, 460 "sheets": [ 461 [ 462 "e9453d00-b0ec-4934-833c-fdfec7ecf0f0", 463 "" 464 ], 465 [ 466 "00000000-0000-0000-0000-00005cc81028", 467 "Reform 2 Power" 468 ], 469 [ 470 "00000000-0000-0000-0000-000062c1d81c", 471 "Reform 2 Regulators" 472 ], 473 [ 474 "00000000-0000-0000-0000-0000616517a7", 475 "Reform 2 LPC" 476 ], 477 [ 478 "00000000-0000-0000-0000-00005d06a2fd", 479 "Reform 2 USB" 480 ], 481 [ 482 "00000000-0000-0000-0000-000065595ae7", 483 "Reform 2 USB Power" 484 ], 485 [ 486 "00000000-0000-0000-0000-00005d0d8363", 487 "Reform 2 HDMI" 488 ], 489 [ 490 "00000000-0000-0000-0000-00005d06ac46", 491 "Reform 2 PCIe" 492 ], 493 [ 494 "00000000-0000-0000-0000-00005d0ca3eb", 495 "Reform 2 SD Card" 496 ], 497 [ 498 "00000000-0000-0000-0000-00005d1f6c04", 499 "Reform 2 Audio" 500 ], 501 [ 502 "00000000-0000-0000-0000-00005d06a32e", 503 "Reform 2 Ethernet" 504 ], 505 [ 506 "00000000-0000-0000-0000-00005d06a7b6", 507 "Reform 2 Display" 508 ] 509 ], 510 "text_variables": {} 511 }